Technical Document
Specifications
Brand
DiodesZetexLogic Function
Inverter
Output Type
Push-Pull
Schmitt Trigger Input
Yes
Maximum Propagation Delay Time @ Maximum CL
12 ns @ 50 pF
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Mounting Type
Surface Mount
Package Type
SOT-363
Pin Count
6
Logic Family
LVC
Dimensions
2.2 x 1.35 x 1mm
Maximum Operating Supply Voltage
5.5 V
Height
1mm
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+125 °C
Length
2.2mm
Width
1.35mm
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Country of Origin
China
Product details
74LVC2G Family, Diodes Inc
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LVC Family
Stock information temporarily unavailable.
Please check again later.
BD 0.060
Each (In a Pack of 100) (Exc. Vat)
BD 0.066
Each (In a Pack of 100) (Including VAT)
Standard
100
BD 0.060
Each (In a Pack of 100) (Exc. Vat)
BD 0.066
Each (In a Pack of 100) (Including VAT)
Standard
100
Buy in bulk
quantity | Unit price | Per Pack |
---|---|---|
100 - 400 | BD 0.060 | BD 6.000 |
500 - 900 | BD 0.050 | BD 5.000 |
1000 - 1900 | BD 0.040 | BD 4.000 |
2000 - 2900 | BD 0.035 | BD 3.500 |
3000+ | BD 0.030 | BD 3.000 |
Technical Document
Specifications
Brand
DiodesZetexLogic Function
Inverter
Output Type
Push-Pull
Schmitt Trigger Input
Yes
Maximum Propagation Delay Time @ Maximum CL
12 ns @ 50 pF
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Mounting Type
Surface Mount
Package Type
SOT-363
Pin Count
6
Logic Family
LVC
Dimensions
2.2 x 1.35 x 1mm
Maximum Operating Supply Voltage
5.5 V
Height
1mm
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+125 °C
Length
2.2mm
Width
1.35mm
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Country of Origin
China
Product details
74LVC2G Family, Diodes Inc
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS