Technical Document
Specifications
Brand
NexperiaLogic Family
LVC
Logic Function
Buffer
Number of Channels
2
Schmitt Trigger Input
Yes
Input Type
Schmitt Trigger
Output Type
Single Ended
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SC-88
Pin Count
6
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Maximum Propagation Delay Time @ Maximum CL
13.1ns
Maximum Operating Supply Voltage
5.5 V
Dimensions
2.2 x 1.35 x 1mm
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+125 °C
Length
2.2mm
Height
1mm
Width
1.35mm
Minimum Operating Supply Voltage
1.65 V
Product details
74LVC Family Inverters & Buffers
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LVC Family
Stock information temporarily unavailable.
Please check again later.
BD 0.145
Each (Supplied on a Reel) (Exc. Vat)
BD 0.159
Each (Supplied on a Reel) (Including VAT)
40
BD 0.145
Each (Supplied on a Reel) (Exc. Vat)
BD 0.159
Each (Supplied on a Reel) (Including VAT)
40
Buy in bulk
quantity | Unit price | Per Reel |
---|---|---|
40 - 160 | BD 0.145 | BD 5.800 |
200 - 360 | BD 0.135 | BD 5.400 |
400 - 960 | BD 0.125 | BD 5.000 |
1000 - 1960 | BD 0.115 | BD 4.600 |
2000+ | BD 0.105 | BD 4.200 |
Technical Document
Specifications
Brand
NexperiaLogic Family
LVC
Logic Function
Buffer
Number of Channels
2
Schmitt Trigger Input
Yes
Input Type
Schmitt Trigger
Output Type
Single Ended
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SC-88
Pin Count
6
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Maximum Propagation Delay Time @ Maximum CL
13.1ns
Maximum Operating Supply Voltage
5.5 V
Dimensions
2.2 x 1.35 x 1mm
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+125 °C
Length
2.2mm
Height
1mm
Width
1.35mm
Minimum Operating Supply Voltage
1.65 V
Product details
74LVC Family Inverters & Buffers
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS