Technical Document
Specifications
Brand
Texas InstrumentsLogic Function
OR
Mounting Type
Surface Mount
Number Of Elements
1
Number of Inputs per Gate
2
Schmitt Trigger Input
No
Package Type
SOT-23
Pin Count
5
Logic Family
LVC
Maximum Operating Supply Voltage
5.5 V
Maximum High Level Output Current
-32mA
Maximum Propagation Delay Time @ Maximum CL
4 ns @ 5 V, 4.5 ns @ 3.3 V
Minimum Operating Supply Voltage
1.65 V
Maximum Low Level Output Current
32mA
Minimum Operating Temperature
-40 °C
Height
1.15mm
Dimensions
2.9 x 1.6 x 1.15mm
Propagation Delay Test Condition
50pF
Maximum Operating Temperature
+85 °C
Length
2.9mm
Width
1.6mm
Product details
74LVC1G Family, Texas Instruments
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 100 mA per JESD 78 Class II
ESD protection exceeds JESD 22
74LVC Family
Stock information temporarily unavailable.
Please check again later.
BD 0.045
Each (In a Pack of 25) (Exc. Vat)
BD 0.049
Each (In a Pack of 25) (Including VAT)
25
BD 0.045
Each (In a Pack of 25) (Exc. Vat)
BD 0.049
Each (In a Pack of 25) (Including VAT)
25
Buy in bulk
quantity | Unit price | Per Pack |
---|---|---|
25 - 100 | BD 0.045 | BD 1.125 |
125 - 225 | BD 0.045 | BD 1.125 |
250 - 600 | BD 0.040 | BD 1.000 |
625 - 1225 | BD 0.035 | BD 0.875 |
1250+ | BD 0.035 | BD 0.875 |
Technical Document
Specifications
Brand
Texas InstrumentsLogic Function
OR
Mounting Type
Surface Mount
Number Of Elements
1
Number of Inputs per Gate
2
Schmitt Trigger Input
No
Package Type
SOT-23
Pin Count
5
Logic Family
LVC
Maximum Operating Supply Voltage
5.5 V
Maximum High Level Output Current
-32mA
Maximum Propagation Delay Time @ Maximum CL
4 ns @ 5 V, 4.5 ns @ 3.3 V
Minimum Operating Supply Voltage
1.65 V
Maximum Low Level Output Current
32mA
Minimum Operating Temperature
-40 °C
Height
1.15mm
Dimensions
2.9 x 1.6 x 1.15mm
Propagation Delay Test Condition
50pF
Maximum Operating Temperature
+85 °C
Length
2.9mm
Width
1.6mm
Product details
74LVC1G Family, Texas Instruments
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 100 mA per JESD 78 Class II
ESD protection exceeds JESD 22