Technical Document
Specifications
Brand
Texas InstrumentsLogic Family
LVC
Logic Function
Buffer, Driver
Input Type
Single Ended
Output Type
Open Drain
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SOIC
Pin Count
14
Maximum Low Level Output Current
24mA
Maximum Propagation Delay Time @ Maximum CL
3.6 ns @ 3.3 V
Dimensions
8.65 x 3.91 x 1.58mm
Maximum Operating Supply Voltage
5.5 V
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Product details
74LVC Family Inverters & Buffers, Texas Instruments
Texas Instruments range of Inverters and Buffers from the 74LVC Family of Low-voltage CMOS Logic ICs. The 74LVC Family use silicon gate CMOS technology and is designed to operate at 3.3V, allowing a significant reduction in power consumption when compared to 5V systems.
Operating Voltage: 1.65 to 3.6V
5V tolerant inputs
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 250 mA per JESD 17
ESD protection exceeds JESD 22
74LVC Family
BD 9.900
BD 0.198 Each (In a Tube of 50) (Exc. Vat)
BD 10.890
BD 0.218 Each (In a Tube of 50) (inc. VAT)
50
BD 9.900
BD 0.198 Each (In a Tube of 50) (Exc. Vat)
BD 10.890
BD 0.218 Each (In a Tube of 50) (inc. VAT)
50
Stock information temporarily unavailable.
Please check again later.
quantity | Unit price | Per Tube |
---|---|---|
50 - 200 | BD 0.198 | BD 9.900 |
250 - 950 | BD 0.192 | BD 9.625 |
1000 - 2450 | BD 0.192 | BD 9.625 |
2500+ | BD 0.192 | BD 9.625 |
Technical Document
Specifications
Brand
Texas InstrumentsLogic Family
LVC
Logic Function
Buffer, Driver
Input Type
Single Ended
Output Type
Open Drain
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SOIC
Pin Count
14
Maximum Low Level Output Current
24mA
Maximum Propagation Delay Time @ Maximum CL
3.6 ns @ 3.3 V
Dimensions
8.65 x 3.91 x 1.58mm
Maximum Operating Supply Voltage
5.5 V
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Product details
74LVC Family Inverters & Buffers, Texas Instruments
Texas Instruments range of Inverters and Buffers from the 74LVC Family of Low-voltage CMOS Logic ICs. The 74LVC Family use silicon gate CMOS technology and is designed to operate at 3.3V, allowing a significant reduction in power consumption when compared to 5V systems.
Operating Voltage: 1.65 to 3.6V
5V tolerant inputs
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 250 mA per JESD 17
ESD protection exceeds JESD 22