Technical Document
Specifications
Brand
NexperiaLogic Family
LVC
Logic Function
Buffer
Number of Channels
1
Schmitt Trigger Input
Yes
Input Type
Schmitt Trigger
Output Type
Single Ended
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
TSSOP
Pin Count
5
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Maximum Propagation Delay Time @ Maximum CL
14ns
Dimensions
2.25 x 1.35 x 1mm
Maximum Operating Supply Voltage
5.5 V
Minimum Operating Supply Voltage
1.65 V
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+125 °C
Length
2.25mm
Height
1mm
Width
1.35mm
Product details
74LVC Family Inverters & Buffers
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LVC Family
Stock information temporarily unavailable.
Please check again later.
BD 0.095
Each (In a Pack of 75) (Exc. Vat)
BD 0.105
Each (In a Pack of 75) (Including VAT)
75
BD 0.095
Each (In a Pack of 75) (Exc. Vat)
BD 0.105
Each (In a Pack of 75) (Including VAT)
75
Buy in bulk
quantity | Unit price | Per Pack |
---|---|---|
75 - 75 | BD 0.095 | BD 7.125 |
150 - 300 | BD 0.045 | BD 3.375 |
375 - 675 | BD 0.040 | BD 3.000 |
750 - 1425 | BD 0.040 | BD 3.000 |
1500+ | BD 0.025 | BD 1.875 |
Technical Document
Specifications
Brand
NexperiaLogic Family
LVC
Logic Function
Buffer
Number of Channels
1
Schmitt Trigger Input
Yes
Input Type
Schmitt Trigger
Output Type
Single Ended
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
TSSOP
Pin Count
5
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Maximum Propagation Delay Time @ Maximum CL
14ns
Dimensions
2.25 x 1.35 x 1mm
Maximum Operating Supply Voltage
5.5 V
Minimum Operating Supply Voltage
1.65 V
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+125 °C
Length
2.25mm
Height
1mm
Width
1.35mm
Product details
74LVC Family Inverters & Buffers
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS