Technical Document
Specifications
Brand
Texas InstrumentsLogic Family
LVC
Logic Function
Buffer
Number of Channels
1
Schmitt Trigger Input
Yes
Input Type
Single Ended
Output Type
Single Ended
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SON
Pin Count
6
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Maximum Propagation Delay Time @ Maximum CL
11 ns @ 15 pF
Maximum Operating Supply Voltage
5.5 V
Dimensions
1.05 x 1.05 x 0.35mm
Propagation Delay Test Condition
15pF
Length
1.05mm
Height
0.35mm
Width
1.05mm
Minimum Operating Temperature
-40 °C
Minimum Operating Supply Voltage
1.65 V
Maximum Operating Temperature
+85 °C
Country of Origin
Malaysia
Product details
74LVC1G Family, Texas Instruments
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 100 mA per JESD 78 Class II
ESD protection exceeds JESD 22
74LVC Family
Stock information temporarily unavailable.
Please check again later.
BD 0.020
Each (On a Reel of 5000) (Exc. Vat)
BD 0.022
Each (On a Reel of 5000) (Including VAT)
5000
BD 0.020
Each (On a Reel of 5000) (Exc. Vat)
BD 0.022
Each (On a Reel of 5000) (Including VAT)
5000
Technical Document
Specifications
Brand
Texas InstrumentsLogic Family
LVC
Logic Function
Buffer
Number of Channels
1
Schmitt Trigger Input
Yes
Input Type
Single Ended
Output Type
Single Ended
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SON
Pin Count
6
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Maximum Propagation Delay Time @ Maximum CL
11 ns @ 15 pF
Maximum Operating Supply Voltage
5.5 V
Dimensions
1.05 x 1.05 x 0.35mm
Propagation Delay Test Condition
15pF
Length
1.05mm
Height
0.35mm
Width
1.05mm
Minimum Operating Temperature
-40 °C
Minimum Operating Supply Voltage
1.65 V
Maximum Operating Temperature
+85 °C
Country of Origin
Malaysia
Product details
74LVC1G Family, Texas Instruments
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 100 mA per JESD 78 Class II
ESD protection exceeds JESD 22