Technical Document
Specifications
Brand
Texas InstrumentsLogic Function
Inverter
Number of Elements per Chip
6
Schmitt Trigger Input
No
Maximum Propagation Delay Time @ Maximum CL
2.8 ns @ 3.3 V, 3.3 ns @ 2.7 V
Maximum High Level Output Current
-24mA
Maximum Low Level Output Current
24mA
Mounting Type
Surface Mount
Package Type
SOIC
Pin Count
14
Logic Family
ALVC
Dimensions
8.65 x 3.91 x 1.58mm
Maximum Operating Supply Voltage
3.6 V
Height
1.58mm
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+85 °C
Length
8.65mm
Width
3.91mm
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Product details
74ALVC Family, Texas Instruments
Advanced Low-Voltage CMOS logic
Operating voltage: 1.65 to 3.6
Compatibility: Input CMOS, Output CMOS
Latch-up performance exceeds 250 mA per JESD 17
74ALVC Family
Stock information temporarily unavailable.
Please check again later.
BD 0.170
Each (In a Pack of 10) (Exc. Vat)
BD 0.187
Each (In a Pack of 10) (Including VAT)
10
BD 0.170
Each (In a Pack of 10) (Exc. Vat)
BD 0.187
Each (In a Pack of 10) (Including VAT)
10
Buy in bulk
quantity | Unit price | Per Pack |
---|---|---|
10 - 40 | BD 0.170 | BD 1.700 |
50 - 90 | BD 0.160 | BD 1.600 |
100 - 240 | BD 0.145 | BD 1.450 |
250 - 490 | BD 0.130 | BD 1.300 |
500+ | BD 0.125 | BD 1.250 |
Technical Document
Specifications
Brand
Texas InstrumentsLogic Function
Inverter
Number of Elements per Chip
6
Schmitt Trigger Input
No
Maximum Propagation Delay Time @ Maximum CL
2.8 ns @ 3.3 V, 3.3 ns @ 2.7 V
Maximum High Level Output Current
-24mA
Maximum Low Level Output Current
24mA
Mounting Type
Surface Mount
Package Type
SOIC
Pin Count
14
Logic Family
ALVC
Dimensions
8.65 x 3.91 x 1.58mm
Maximum Operating Supply Voltage
3.6 V
Height
1.58mm
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+85 °C
Length
8.65mm
Width
3.91mm
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Product details
74ALVC Family, Texas Instruments
Advanced Low-Voltage CMOS logic
Operating voltage: 1.65 to 3.6
Compatibility: Input CMOS, Output CMOS
Latch-up performance exceeds 250 mA per JESD 17