Technical Document
Specifications
Brand
Texas InstrumentsLogic Function
Buffer
Output Type
Open Drain
Number of Elements per Chip
6
Maximum Propagation Delay Time @ Maximum CL
10.6 ns @ 3.3 V, 15.2 ns @ 2.5 V, 7.5 ns @ 5 V
Maximum High Level Output Current
-0.002mA
Maximum Low Level Output Current
16mA
Mounting Type
Surface Mount
Package Type
SOIC
Pin Count
14
Logic Family
LV
Dimensions
8.65 x 3.91 x 1.58mm
Maximum Operating Supply Voltage
5.5 V
Height
1.58mm
Length
8.65mm
Width
3.91mm
Minimum Operating Supply Voltage
2 V
Minimum Operating Temperature
-40 °C
Propagation Delay Test Condition
50pF
Maximum Operating Temperature
+85 °C
Product details
74LV Family, Texas Instruments
Low-Voltage CMOS logic
Operating Voltage: 2 to 5.5
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LV Family
Stock information temporarily unavailable.
Please check again later.
BD 0.225
Each (In a Pack of 10) (Exc. Vat)
BD 0.247
Each (In a Pack of 10) (Including VAT)
10
BD 0.225
Each (In a Pack of 10) (Exc. Vat)
BD 0.247
Each (In a Pack of 10) (Including VAT)
10
Buy in bulk
quantity | Unit price | Per Pack |
---|---|---|
10 - 40 | BD 0.225 | BD 2.250 |
50 - 90 | BD 0.210 | BD 2.100 |
100 - 240 | BD 0.190 | BD 1.900 |
250 - 490 | BD 0.170 | BD 1.700 |
500+ | BD 0.165 | BD 1.650 |
Technical Document
Specifications
Brand
Texas InstrumentsLogic Function
Buffer
Output Type
Open Drain
Number of Elements per Chip
6
Maximum Propagation Delay Time @ Maximum CL
10.6 ns @ 3.3 V, 15.2 ns @ 2.5 V, 7.5 ns @ 5 V
Maximum High Level Output Current
-0.002mA
Maximum Low Level Output Current
16mA
Mounting Type
Surface Mount
Package Type
SOIC
Pin Count
14
Logic Family
LV
Dimensions
8.65 x 3.91 x 1.58mm
Maximum Operating Supply Voltage
5.5 V
Height
1.58mm
Length
8.65mm
Width
3.91mm
Minimum Operating Supply Voltage
2 V
Minimum Operating Temperature
-40 °C
Propagation Delay Test Condition
50pF
Maximum Operating Temperature
+85 °C
Product details
74LV Family, Texas Instruments
Low-Voltage CMOS logic
Operating Voltage: 2 to 5.5
Compatibility: Input LVTTL/TTL, Output LVCMOS