Technical Document
Specifications
Brand
Texas InstrumentsLogic Family
LVC
Latch Mode
Transparent
Latching Element
D Type
Number of Bits
1bit
Output Type
3 State
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SC-70
Pin Count
6
Dimensions
2.15 x 1.4 x 1mm
Height
1mm
Length
2.15mm
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+125 °C
Maximum Operating Supply Voltage
5.5 V
Width
1.4mm
Minimum Operating Supply Voltage
1.65 V
Product details
74LVC1G Family, Texas Instruments
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 100 mA per JESD 78 Class II
ESD protection exceeds JESD 22
74LVC Family
Stock information temporarily unavailable.
Please check again later.
BD 0.110
Each (Supplied as a Tape) (Exc. Vat)
BD 0.121
Each (Supplied as a Tape) (Including VAT)
20
BD 0.110
Each (Supplied as a Tape) (Exc. Vat)
BD 0.121
Each (Supplied as a Tape) (Including VAT)
20
Buy in bulk
quantity | Unit price | Per Tape |
---|---|---|
20 - 80 | BD 0.110 | BD 2.200 |
100 - 180 | BD 0.075 | BD 1.500 |
200 - 980 | BD 0.060 | BD 1.200 |
1000 - 2980 | BD 0.040 | BD 0.800 |
3000+ | BD 0.040 | BD 0.800 |
Technical Document
Specifications
Brand
Texas InstrumentsLogic Family
LVC
Latch Mode
Transparent
Latching Element
D Type
Number of Bits
1bit
Output Type
3 State
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SC-70
Pin Count
6
Dimensions
2.15 x 1.4 x 1mm
Height
1mm
Length
2.15mm
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+125 °C
Maximum Operating Supply Voltage
5.5 V
Width
1.4mm
Minimum Operating Supply Voltage
1.65 V
Product details
74LVC1G Family, Texas Instruments
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 100 mA per JESD 78 Class II
ESD protection exceeds JESD 22